

;1A2 VECTOR SCOPE
;TAPE RECORDER

TFH8: BUS INPUT CHANNELS?
;CH ADDRESS ;CH DATA OUT

;BUFFERED
BUS OUTPUTS

;DEBUGGING POINTS

;CONTROLS

NC	1A1-00	V12-PLUS	1A1-00	CRA-8	1A1-00	CRH-8	1A1-00	BUS-8-8	1A1-00	1A1-00	NLOCK-OUT	1A1-00	CLEAR
E1A-OUT	1A1-01	V12-MINUS	1A1-01	CRA-1	1A1-01	CRH-1	1A1-01	BUS-1-8	1A1-01	1A1-01	READ-27	1A1-01	CLEAR-PC
E1A-IN	1A1-02	BRIGHT	1A1-02	CRA-2	1A1-02	CRH-2	1A1-02	BUS-2-8	1A1-02	1A1-02	WRITE-27	1A1-02	HIGH
HIGH-E1A	1A1-03	X-SCOPE	1A1-03	CRA-3	1A1-03	CRH-3	1A1-03	BUS-3-8	1A1-03	1A1-03	FROM-11	1A1-03	NC
HIGH-E1A	1A1-04	V12-PLUS	1A1-04	CRA-4	1A1-04	CRH-4	1A1-04	BUS-4-8	1A1-04	1A1-04	POP	1A1-04	NC
HIGH-E1A	1A1-05	V12-MINUS	1A1-05	CRA-5	1A1-05	CRH-5	1A1-05	BUS-5-8	1A1-05	1A1-05	RC	1A1-05	SH-CRM
GND	1A1-06	Y-SCOPE	1A1-06	CRA-6	1A1-06	CRH-6	1A1-06	BUS-6-8	1A1-06	1A1-06	PUSH	1A1-06	SC-SWITCH
HIGH-E1A	1A1-07	NC	1A1-07	CRA-7	1A1-07	CRH-7	1A1-07	BUS-7-8	1A1-07	1A1-07	RET	1A1-07	STEP-HIGH
NC	1A1-08	NC	1A1-08	CRA-8	1A1-08	CRH-8	1A1-08	BUS-8-8	1A1-08	1A1-08	RA-1	1A1-08	STEP-LOW
CLEAR-PC	1A1-09	NC	1A1-09	CRA-9	1A1-09	CRH-9	1A1-09	BUS-9-8	1A1-09	1A1-09	RA-2	1A1-09	RATE-A
CLEAR	1A1-10	NC	1A1-10	CRA-10	1A1-10	CRH-10	1A1-10	BUS-10-8	1A1-10	1A1-10	INT-0	1A1-10	RATE-B
NC	1A1-11	T-CLO-IN	1A1-11	CRA-11	1A1-11	CRH-11	1A1-11	BUS-11-8	1A1-11	1A1-11	INT-1	1A1-11	RATE-C
NC	1A1-12	TAPE-IN	1A1-12	STOCK-A-8	1A1-12	CRH-12	1A1-12	BUS-12-8	1A1-12	1A1-12	INT-2	1A1-12	RATE-D
NC	1A1-13	T-CLO-OUT	1A1-13	STOCK-R-1	1A1-13	CRH-13	1A1-13	BUS-13-8	1A1-13	1A1-13	INT-3	1A1-13	HIGH-4
NC	1A1-14	TAPE-OUT	1A1-14	STOCK-R-2	1A1-14	CRH-14	1A1-14	BUS-14-8	1A1-14	1A1-14	INS-68800	1A1-14	NC
NC	1A1-15	TAPE-8UT	1A1-15	STOCK-R-3	1A1-15	CRH-15	1A1-15	BUS-15-8	1A1-15	1A1-15	NC	1A1-15	NC
NC	1A1-16	NC	1A1-16	CRHWRITE	1A1-16	SH-PULLUP	1A1-16	1A1-16	1A1-16	1A1-16	1A1-16	1A1-16	1A1-16

68-H2-CLOCK	1A1-00	POWER-ON	1A1-00	MR-8	1A1-00	MEM-8	1A1-00	DM-8	1A1-00	1A1-00	VCC	1A1-00	BUSWRITE
BATT-5-N	1A1-01	BATT-5-N	1A1-01	MR-1	1A1-01	MEM-1	1A1-01	DM-1	1A1-01	1A1-01	V12-MINUS	1A1-01	BUSREAD
BATT-5-N	1A1-02	BATT-5-N	1A1-02	MR-2	1A1-02	MEM-2	1A1-02	DM-2	1A1-02	1A1-02	KB-PARITY	1A1-02	BB-8
BATT-5	1A1-03	BATT-5	1A1-03	MR-3	1A1-03	MEM-3	1A1-03	DM-3	1A1-03	1A1-03	KB-STROBE	1A1-03	BB-1
TIMER	1A1-04	TIMER	1A1-04	MR-4	1A1-04	MEM-4	1A1-04	DM-4	1A1-04	1A1-04	KB-8	1A1-04	BB-2
PHR-DN	1A1-05	PHR-DN	1A1-05	MR-5	1A1-05	MEM-5	1A1-05	DM-5	1A1-05	1A1-05	KB-DENB-H	1A1-05	BB-3
NC	1A1-06	NC	1A1-06	MR-6	1A1-06	MEM-6	1A1-06	DM-6	1A1-06	1A1-06	KB-1	1A1-06	BB-4
BATT-12	1A1-07	BATT-12	1A1-07	MR-7	1A1-07	MEM-7	1A1-07	DM-7	1A1-07	1A1-07	KB-SH-H	1A1-07	BB-5
BATT-12-N	1A1-08	BATT-12-N	1A1-08	MR-8	1A1-08	MEM-8	1A1-08	DM-8	1A1-08	1A1-08	KB-2	1A1-08	NC
BATT-12-N	1A1-09	BATT-12-N	1A1-09	MR-9	1A1-09	MEM-9	1A1-09	DM-9	1A1-09	1A1-09	KB-CTRL	1A1-09	NC
NC	1A1-10	NC	1A1-10	MR-10	1A1-10	MEM-10	1A1-10	DM-10	1A1-10	1A1-10	KB-3	1A1-10	NC
V12-MINUS	1A1-11	V12-MINUS	1A1-11	MR-11	1A1-11	MEM-11	1A1-11	DM-11	1A1-11	1A1-11	KB-4	1A1-11	NC
V12-MINUS	1A1-12	V12-MINUS	1A1-12	MR-12	1A1-12	MEM-12	1A1-12	DM-12	1A1-12	1A1-12	KB-5	1A1-12	NC
NC	1A1-13	NC	1A1-13	MR-13	1A1-13	MEM-13	1A1-13	DM-13	1A1-13	1A1-13	KB-RESET	1A1-13	NC
NC	1A1-14	NC	1A1-14	MR-14	1A1-14	MEM-14	1A1-14	DM-14	1A1-14	1A1-14	KB-6	1A1-14	NC
NC	1A1-15	NC	1A1-15	MR-15	1A1-15	MEM-15	1A1-15	DM-15	1A1-15	1A1-15	KB-7	1A1-15	NC
NC	1A1-16	NC	1A1-16	NC	1A1-16	NC	1A1-16	NC	1A1-16	1A1-16	KB-ERROR	1A1-16	NC


;POWER CONNECTOR

;MAIN MEMORY ADDRESS ;MEMORY DATA OUT



;MEMORY DATA IN

;KEYBOARD


; PUSH stores PC+1 in 16-deep stack.
 POP increments during current cycle,
 PUSH decrements in next cycle.



; 16-deep stack



; INVERTING GATE FOR STACK




;SERVE forces STRACK-N to 111 111 111 111 for
 interrupt servicing; i.e., to address 8


;JBUS is tri-state PC-address bus. POP attaches stack. JMP-LOM attaches crm
 for jumps. CHEN attaches BUS for crm-loading. Default is JSUM (page 9).




1E22



if CRN-9 is 1 in an operate-class instruction (8 8xx x1), it is a 32-bit 2-cycle command. The INHIBIT signal disables the instruction decoder in cycle 2 and connects CRN output to the R-BUS. R = OP(+1,B). EXCEPTION: during CURITE, normal arithmetic is done and the result goes into CRN data input



NTF42 2D16 MUST BE 74 S 80
; inhibit pop during POPJ1
priority interrupt



; CHEN orders use "RESULT" of last instruction for CRN address, using automatic "push-pop" to remember the location during the inhibited cycle. CURITE gets data from BUS in second cycle.

```

; READ R B      WRITE R B
M(R) ==> B      B ==> M(R)
and OP(R,B) ==> R


028 008      024 008
INC 022 048      026 048
DEC 020 028      024 028

CREAD R B      CURITE R B
021 008      025 008
OP (C(RESULT),B) ==> R
OP (R,B) ==> C(RESULT)
and also ==> R


```




; jam address from CRN, or BUS if CHEN




; PLOT increments XR for vector length
PLOT-LH




COND 14-NAND-13
CRN-12
;XRJ increments XR in auto-iterate cond



; OP IS 1111



; COMPUTE 16 ALU FUNCTIONS




; LOGIC
0000 R 4000 ROTATE
0020 RB 4020 R - 1
0040 RB 4040 RDC
0060 NOR 4060 R+B
2000 OR 6000 R - B
2020 XOR 6020 SBC
2040 RROT 6040 R + 1
2060 ? 6060 RRS

; 7437's REQUIRED TO DRIVE
LARGE ALU LOAD

C-8IT-1

C-8IT-LH

; MINUS-BIT is low if BUS-177777
; DISPATCH SELECTORS SHOULD BE S CHIPS
; DIS COMMAND SEL(2) MASK(4) 0000 MASK INVERTED
; RSD is UART data-out-ready
; SDR is UART-data-in-ready



; FLAG-2 IS 60HZ CLOCK

BUS-13
GET-PAGE-X
NC
CRH-6
CUT
DIST-2

BUS-15
KB-READY-X
GET-LINE
; FLAG6 WRAP
CRH-4
CUT
DIST-8

BUS-14
; FLAG3 RSD
; INT-3 SDR
MINUS-BIT
CRH-5
CUT
DIST-1

BUS-12
V-BIT
NC
CRH-7
CUT
DIST-3

CRH-8
CUT
DIST-1

CRH-9
CUT
DIST-1

1000 A-0-2
1001 X-0-11
1010 X-0-5
1011 CPM-0-5

B-INDIRECT HIGH CAUSES:
CPM-2 CPM-1 CPM-0

1100 A-0-2
1101 X-0-1110 X-0-2
1111 CPM-0-2

Set A0-0 = 0 on alternate
vector-generator cycles
A0-BLANK CPM-6


15H-CPM-H makes B-SELECT = 00
so that the new B-address
is the previous A-address.
B-ADDRESSES 15 CPM-0-5 DEFAULT
UNLESS B-INDIRECT IS HIGH
15H-CPM-H FORCES DEFAULT.
CPM-3 LDM FORCES DEFAULT
1XXXXX OR 1XXXXX UNLESS OPLCLASS

ADDRESS CONTROL

MINSKY 2500


29-FEB-76 14:26

HQM: NTFH6




USE 74 LS 153


BB-BLANK used in vector generation



IF B-ADDRESS IS SELECT FOR B-ADDRESS SOURCE
10 AA 0-2. This is forced by ST-CRM-H.
11 IR 0-11 or 0-8 if B-inhibit
12 IR 0-5 or 0-2 if B-inhibit
CRM 0-5 DEFAULT

B-ADDRESS < 10 MEANS
USE C-REGISTER






1 BLOCKS MOD-1 DURING VECTOR

1 USE 73 367'S

112 BIT ADDER FOR INCREMENTING AND ADDING DISPATCH OFFSET




1E11


1F15

1F14

1F13




THIS LINE PULLED LOW ENGAGES BOOTSTRAP LOADER



SEE NOTE-


SH-CRM LOW DISABLES CRM;
SHOULD ATTACH SWITCHES TO CRM-(N)
LOAD-HIGH DISABLES CRM EXCEPT DURING
CPM-ITE, SO THAT LOADER
CAN LOAD INTO CRM



When enabled, these gate CPM output into the A-BUS during the second phase of 32-bit instructions. The A-BUS lines on the register file are disabled and the INHIBIT lines prevent execution of the CPM data as an instruction.


Bootstrap loader has to terminate with a jump and attach control memory. Next-to-last instruction should be DET (10) 23 to set un-load trigger. THE USE OF DET 10 IR IS ARBITRARY.


SHO
X131
X54A
13
X1E




; ALU OUTPUT INTO "SH" INPUTS
 ; "RH" ARE INTERMEDIATE SHIFT LINES
 ; SHIFTER OUTPUTS GO TO MAIN BUS

; THREE STEPS OF ARITH RIGHT SHIFT
 ; SELECT SHIFT SIZE FROM CRM OR B-ADDRESS






1-X-X-X-Y <ADDR>
IS CONDITIONAL JUMP



LOAD-HIGH
LOAD-HIGH



LOAD-HIGH to make BPL branch
during ROM-LOAD

;;14-PIN PULLUP



3.14-PIN PULLUP

PULL-UPS


31-MAR-76 19:13


HQM: NTFH13

HQM: NTFH14



ROMS FOR LOADER






- S-PEC-0 — 1001-01
- S-PEC-1 — 1001-02
- S-PEC-2 — 1001-03
- S-PEC-3 — 1001-04
- S-PEC-4 — 1001-05
- S-PEC-5 — 1001-06

NOTES


TFH ORDER CODE

04-APR-76 16:56

HQM: NTFH15




Y-OUT AND X-OUT NEED PROTECTION DIODES



X-OUT

THIS IS A 72M7 DP-AMP

11A9




ANALOG FEEDBACK NET

PINS 4 AND 10 EACH HAVE 470PF CAP TO GND

PINS 9 10 15 16 HAVE DMC PROTECTION DIODES

PUT NEAR VECTOR GENERATOR

11A10






LINE BUFFERS






ADDRESS MULTIPLEXERS

03-APR-76 18:11

HQM: NTFH19

RECIRCULATE TEXT-LINE 19: 2012 12820 2023 MUST BE LS 157 CHIPS






TV SIGNALS


INCLUDING DRIVERS


02-APR-76 15:09

HQM: NTFH20


2025








!DISABLE UNTIL REY-DONE





;15-BATT

```
;WRITE 1'ST 4K RAM
;WRITE TV'S RAM
```


HQM: NTFH25


PARITY CHECK

MEMORY 2500



29-FEB-76 14:33

HQM: NTFH26





:CRYSTAL
11.34 MHZ












:FREQUENCY
DOUBLER
;CCE IS EARLY CLOCK













:SC-RUN/SINGLE-STEP

:RCL = MAIN
PROCESSOR CLOCK

:STC-LOW = STOP FOR MEM ACCESS



:PEN 800 = PEN-DOWN
 111 = PEN-UP
 other bits OUT Lines




DATA RATE SELECTOR


31-MAR-76 16:27

HQM: NTFH29

1st 4K OF MAIN MEMORY on main board



BE SURE WIRELIST DOESN'T CONNECT 1-18-11 ON MEMORY CHIPS



USE SIGNATURES 2500'S

4K BY 8-BIT FONT MEMORY

MAIN MEMORY

2500 MEMORY

30-JAN-76 21:53

HQM: NTFH30